




# Prior Art




**FIG. 1**




**FIG. 2**



**FIG. 3**




**FIG. 4**



**FIG. 5**

FIG. 6 is a block diagram of a system 600, which includes a processor 610, a memory 620, a digital electronics 630, a CPU 632, and a ROM 634.



**FIG. 6**

700

## Modeling Environment

710

Environment  
+  
Equipment  
Interfaces  
HDL+PL


720

Custom Design  
in HDL

730

CPU(s),  
and  
ROM and  
RAM Memory  
HDL+PL


FIG. 7




**FIG. 8**








**FIG. 10**



**FIG. 11**



**FIG. 12**




FIG. 13

class, class, etc. may exist within a  
HDL block that may be a





FIG. 14



**FIG. 15**





FIG. 16



```


// User HDL code
import c_r, c_c
r = c_r
c_c = c

```



**FIG. 17**





**FIG. 19**